Selective Harmonic Elimination in Seven-Level Multilevel Inverter by using Newton-Raphson Method
Abstract
The output voltage of two-level H-bridge inverter has high Total Harmonic Distortion (THD). Multilevel inverter is introduced to reduce the THD at the output voltage. This paper presents a design of cascaded H-bridge (CHB) multilevel inverter. Selective Harmonic Elimination Pulse Width Modulation (SHE-PWM) is applied to reduce the third and fifth harmonics of the inverter output voltage. Transcendental equations describing the fundamental and harmonics are solved by using Newton-Raphson (N-R) method which is written in MATLAB script. The simulation through Simulink has shown that the N-R method has successfully reduced the THD if compared with equal step method.
References
Bendib, D., Larbes, C., Guellal, A., & Khider, M. (2017). FPGA-based implementation of on-line selective harmonic elimination PWM for voltage source inverter. International Journal of Electronics, 0(0). https://doi.org/10.1080/00207217.2017.1321147
Dahidah, M. S. A., Ieee, S. M., Konstantinou, G., Ieee, M., Agelidis, V. G., & Ieee, S. M. (2014). A Review of Multilevel Selective Harmonic Elimination PWM : Formulations , Solving Algorithms , Implementation and Applications. IEEE Transactions on Power Electronics, 30(8), 4091–4106. https://doi.org/10.1109/TPEL.2014.2355226
Ehiwario, J. C. (2014). Comparative Study of Bisection , Newton-Raphson and Secant Methods of Root- Finding Problems. IOSR Journal of Engineering, 04(04), 1–7. Retrieved from http://www.iosrjen.org/Papers/vol4_issue4 (part-1)/A04410107.pdf
Farakhor, A., Ahrabi, R. R., & Ardi, H. (2015). Symmetric and asymmetric transformer based cascaded multilevel inverter with minimum number of components. IET Power Electronics, 8(6), 1052–1060. https://doi.org/10.1049/iet-pel.2014.0378
K.Mahendran, D. S. U. P. (2015). An Experimental Analysis of Seven Level Cascaded H-Bridge Multilevel inverter for Harmonic Minimization. INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH IN ELECTRICAL, ELECTRONICS, INSTRUMENTATION AND CONTROL ENGINEERING, 3(10). https://doi.org/10.17148/IJIREEICE.2015.31006
Kala, P. (2018). Implementation of PSO based Selective Harmonic Elimination Technique in Multilevel Inverters. 2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), 605–610. https://doi.org/10.1109/ICPEICES.2018.8897309
Qashqai, P., Sheikholeslami, A., Vahedi, H., & Al-haddad, K. (2015). A Review on Multilevel Converter Topologies for Electric Transportation Applications. 2015 IEEE Vehicle Power and Propulsion Conference (VPPC), 1–6. https://doi.org/10.1109/VPPC.2015.7352882
Sanoop, P., & Chellappan, V. (2016). Seven Level Inverter Topologies : A Comparative Study. International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering, 3(1), 148–162. https://doi.org/10.17148/IJIREEICE
Suraj Raiyani, Ravindra Gamit, Balvant Solanki, G. P. (2017). A Technological Review : On Cascaded H-bridge Multilevel Inverters. International Journal for Innovative Research in Science & Technology, 3(12), 202–206. Retrieved from http://www.ijirst.org/articles/IJIRSTV3I12044.pdf
W. Abd Halim, S. Ganeson, M. Azri, T. N. . T. A. (2016). Review of Multilevel Inverter Topologies and Its Applications. Journal of Telecommunication, Electronic and Computer Engineering, 8(7), 51–56. Retrieved from https://journal.utem.edu.my/index.php/jtec/article/view/1278